Are there any open source dual-issue RISC-V processor
AFAK, there are quite a few open source risc-v core implementations, some among them are dual-issue, such as swerv-eh2 which developed by Western Digital, and biriscv which is personal development.
Could anyone provice more open source implementations for learning?